| Posted: |
10 Feb 2004 |
| Published: |
01 Jan 2004 |
| Format: |
HTML |
| Length: |
1 Page(s) |
| Type: |
Product Overview |
| Language: |
English |
|
ABSTRACT:
Miss Univers is the Marvelous Integrated System Simulator of AdvEDA’s Unified verification solutions. Miss Univers is a complete HW/SW co-verification tool for multi-processor SOC architectures, offering extensive debug capabilities, fast simulation and emulation support. It includes an RTL simulator as well as a multi-core IDE with most fascinating debug features and configurable user-friendly graphical user interface. |
 |
|
|
|
BROWSE RELATED RESOURCES:
Debuggers | Debugging | Design Verification | Integrated Development Environments | Simulation and Analysis Software | SOC (System on a Chip) |
|
View All Resources
sponsored by Adveda |
|
BROWSE RELEATED PRODUCTS:
Software |
 |
|
|
|
Cramsession Research Library Copyright © 1998-2008 Bitpipe, Inc. All Rights Reserved. Designated trademarks and brands are the property of their respective owners. TechTarget · 117 Kendrick St · Needham, MA · 02494
Use of this web site constitutes acceptance of the Bitpipe Terms and Conditions and Privacy Policy. cramsession@bitpipe.com
|
