|
HyperTransport Bridge
sponsored by GDA Technologies Inc.
|
|
|
Posted:
|
31 May 2004
|
|
Published:
|
01 Jun 2002
|
|
Format:
|
PDF
|
|
Length:
|
2
Page(s)
|
|
Type:
|
Data Sheet
|
|
Language:
|
English
|
|
|
ABSTRACT:
GDA's HyperTransport Bridge core, code named HyperBridge, is designed for reuse and it's flexible backend interface makes it easy to be integrated into wide range of applications. The core bridges two chains through one primary link and one secondary link, and provides highly scalable upstream and downstream bandwidths through programmable link widths and frequencies.
HyperBridge core meets today's demand for the increased bandwidth and offers more bandwidth than any existing solutions. The upstream link could be run 24 times faster than a 32 bit, 33 MHz PCI bus. The core is designed to operate the upstream link at up to 800 MHz DDR, yielding an effective transfer rate of 1.6 Gbits per second per wire pair. The design targets networking, telecommunications, embedded systems and any application where high speed, low latency response, low pin counts and scalability are necessary.
|
|
|
|
 |
BROWSE RELATED
RESOURCES
Integrated Circuits | IP Core
|
View All Resources
sponsored by GDA Technologies Inc.
|
BROWSE RELATED PRODUCTS:
Hardware
|
|
|
|
|
Cramsession Research Library Copyright © 1998-2008 Bitpipe, Inc. All Rights Reserved. Designated trademarks and brands are the property of their respective owners. TechTarget · 117 Kendrick St · Needham, MA · 02494
Use of this web site constitutes acceptance of the Bitpipe Terms and Conditions and Privacy Policy. cramsession@bitpipe.com
|