| Posted: |
05 Aug 2004 |
| Published: |
01 Aug 2004 |
| Format: |
HTML |
| Length: |
2 Page(s) |
| Type: |
Product Overview |
| Language: |
English |
|
ABSTRACT:
The reuse of many hardware IP blocks in a mix-and-match style suggests reuse of the verification components as well. At eInfochips, when we develop the Verification Components, we leverage our rich experience in ASIC/SoC design verification and expertise on the high-level verification languages(HVLs).
The verification components are configurable, reusable plug-and-play verification solutions for standard interfaces based on HVL. These verification solutions reduce the time to create the verification infrastructure and automated test bench environment required for verifying today's DSM designs and complex SoCs. |
 |
|
|
|
BROWSE RELATED RESOURCES:
ASIC |
|
View All Resources
sponsored by eInfochips Ltd. |
|
BROWSE RELEATED PRODUCTS:
Hardware |
 |
|
|
|
Cramsession Research Library Copyright © 1998-2008 Bitpipe, Inc. All Rights Reserved. Designated trademarks and brands are the property of their respective owners. TechTarget · 117 Kendrick St · Needham, MA · 02494
Use of this web site constitutes acceptance of the Bitpipe Terms and Conditions and Privacy Policy. cramsession@bitpipe.com
|
